Jobs
Services
Career Solutions
Featured ProfileProfile HighlighterCareer BoosterBest SellerResume WritingLinkedin Makeover
Prep
Interview Preparation
Career Advice
Search Jobs
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior RTL Design Engineer
ALTEN Calsoft Labs

Senior RTL Design Engineer

ALTEN Calsoft Labs
5-7 Years
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

Job Location: Bangalore

Notice Period: 15 days to 30 Days

Minimum: 5+ Years

1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog.

2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units, Floating point datapath design is a plus.

3. Should have experience using ASIC design tools such as VCS, Verdi, Design Compiler. Knowledge of power estimation tools(such as Spyglass, PTPX), scripting languages (Shell, Perl, Python), C language is a plus.

4. Experience with hardware architecture exploration, performance modelling will be a big plus.

5. Prior experience in Machine learning/Artificial Intelligence domain and/or DRAM Memory controllers is a plus.

6.Must have experience in Lint and CDC.

7.Must have RTL Design worked on PCIe/CXL

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Semiconductor Design
Employment Type:
Full time

Key Skills

Low power estimation

Low power RTL design

Microarchitecture synthesis

LINT
Timing Closure
Rtl Design

CXL

cdc
Verilog
Pcie

About Company

Last Updated: 18-08-2026 08:00:54 AM

Similar Jobs

Senior RTL Design Engineerleadic design pvt ltd
7-9 yrs
Bengaluru, India
Skills:
Coding Methodology, RTL Linting, Synthesis, Design Compiler, primetime, Timing Closure, Genus, SDC Constraints, Tempus, systemverilog
Senior RTL Design EngineerIntel Corporation
7-9 yrs
Bengaluru, India
Skills:
Verilog, System Verilog, Cadence JasperGold, digital-analog interface, UPF, LEC, clock gating, Linting, PIPE interface standard, high-speed SerDes architectures, formal verification, calibration algorithms, Synopsys SpyGlass, low-power design techniques
RTL Design Engineer ( Lead / Senior )MosChip Semiconductor
6-12 yrs
Bengaluru, India
Skills:
Verilog, Synthesis, ECO fixes, asynchronous interfaces, Timing Concepts, formal verification, SoC design and integration, multi-clock designs, SoC clocking reset architecture, System-Verilog, Logic design RTL coding
Senior SoC RTL Design EngineerMythic
3-5 yrs
Bengaluru, India
Skills:
Computer Architecture, reset methodologies, Timing Constraints, Microarchitecture, digital RTL design
Senior Engineer RTL DesignArrow Electronics
5-7 yrs
Bengaluru, India
Skills:
rtl development , Fpga, hardware design tools, LINT, front end design flow, ASIC, RTL Netlist, cdc, RTL Coding