Jobs
Services
Career Solutions
Featured ProfileProfile HighlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Career Advice
Search Jobs
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior Design Verification Engineer
thundersoft india private limited

Senior Design Verification Engineer

thundersoft india private limited
5-10 Years
Early Applicant
  • Posted 8 days ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer

Location: Bangalore/Hyderabad

Exp- 5 -10 yrs

NP - 0-30 days

Job responsibilities:

· Create SoC Verification plan and develop C/SV/UVM based SoC verification tests

· Develop understanding on SoC Architecture and Test controller Architecture

· Develop SV / UVM based testcases for Test controller verification, MBIST verification and Functional vectors generation

Good understanding on Test controller / MBIST / DFT architecture

· Knowledge of industry standard interfaces, such as PCIE, LPDDR*, ONFI/NAND is desired.

· Interact with Architecture/Design/Tester teams to identify ASIC test vectors and functional patterns requirement

Proven experience in scripting languages such as Python / Perl / TCL

· Develop flows to automate verification environment development and drive team

· Involve in Vectors Bring-up activity and support ATE/Tester teams for Functional Characterization

Interested candidates can share resume to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Key Skills

ONFI

LPDDR

NAND

C
Pcie
Perl
Python
Tcl
Last Updated: 16-09-2026 09:03:52 PM

Similar Jobs

Senior Design Verification Engineerleadsoc technologies pvt ltd
6-10 yrs
Bengaluru, India
Skills:
Regression Analysis, C, Ethernet Protocols, Python, RTL simulation, Uvm, systemverilog, constrained-random verification, testbench architecture, waveform debug, SoC Verification, assertions, functional coverage
Senior Design Verification Engineer, SSGAmazon Robotics
10-12 yrs
Bengaluru, India
Skills:
C, Perl, Python, Low power verification methods, FPGA emulator software environments, Emulation platforms, Uvm, systemverilog, Industry standard I/O interfaces, AMBA bus protocols, RTL development environments, Baremetal processor environments, Formal verification methods, UPF based low power verification, Transaction level modeling
Senior Design Verification Engineer (Test Bench)leadic design pvt ltd
7-9 yrs
Bengaluru, India
Skills:
Vcs, Pcie, Python, Tcl, Xcelium, Uvm, systemverilog, APB, Questa, AXI4, AHB, SVA
Senior Design Verification Engineer, SSGAmazon Filters
10-12 yrs
Bengaluru, India
Skills:
Fpga, Perl, Python, Emulation, RTL, Uvm, systemverilog
Senior Design Verification EngineerALTEN Calsoft Labs
7-9 yrs
Bengaluru, India
Skills:
Test Plan Creation, Debugging, Python, Perl, VIP integration, testbench architecture, Uvm, verification methodologies, scoreboarding, systemverilog, coverage-driven verification, execution and review, assertions, regression management, debug flows, functional coverage