Search by job, company or skills

Sr Principal Design Engineer

Sr Principal Design Engineer

Cadence
Fresher
Not Disclosed
Early Applicant
  • Posted 3 months ago
  • Be among the first 10 applicants

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

12-14 yrs of work experiences in VLSI domain with Master's/bachelor's degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently

Should be good in Perl/Tcl scripting and automation

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Function:
Employment Type:

Key Skills

SV

SDF sim debug

test-bench development

closure constraint randomization

functional and code coverages

assertions development

eRM methodology

About Company

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com . Privacy Policy: Job ApplicantIf you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) . E-VerifyCadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify(64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Similar Jobs

Bengaluru, India
Skills:
static timing analysis, PCIe protocol stack, MSI interrupt handling, Simulation Tools, CDC design principles, systemverilog, asynchronous FIFO implementation, RTL design using Verilog, DMA engines, PXC interfaces, Synthesis, linting, formal verification, waveform debugging, assertion-based design methodologies
Bengaluru
Skills:
Ovm, automation, Tcl Scripting, Verilog, Perl, GLS, Uvm, SV, RTL, SDF sim debug, Specman, test-bench development, HVL, functional and code coverages, closure constraint randomization, assertions development, eRM methodology, formal verification