bandwidth management , Microprocessor Cores, SystemVerilog Assertions, Specman E, systemverilog, hierarchical memory subsystems, Debug, formal tools, IP subsystem SoCs, packet processing, constrained-random verification environments, Verification, congestion control