Coverage models, Uvm, CPU Core Verification, Constrained-random tests, systemverilog, Architecture Validation, Testbenches, Checkers, Scoreboards

NAND Flash Memory, Test Bench development in System Verilog, Memory Logic circuits, Uvm