
Search by job, company or skills
Showing 3 jobs
Skills:
Verilog, System Verilog, Synopsys VCS, Cadence IES, formal property checking tools, Uvm
Skills:
Verilog, System Verilog, Synopsys VCS, Cadence IES, formal property checking tools, Uvm
Skills:
Verilog, systemverilog, FineSim, timing behavior, Hspice, verification methodologies, digital and analog simulation tools, CMOS circuit design fundamentals, PrimeSim, Uvm, verification strategy
