Search by job, company or skills
Showing 2 jobs
Skills:
System Verilog, Gate Level Simulations, Building test benches from scratch, ASIC verification using UVM
System Verilog, Building test benches from scratch, ASIC verification using UVM
We don’t charge money for job offers